[dts] [PATCH V2 2/7] test_plans/vf_pmd_bonded: add test plan for vf bonding

Tu, Lijuan lijuan.tu at intel.com
Tue Jan 10 08:31:32 CET 2023


> -----Original Message-----
> From: Song Jiale <songx.jiale at intel.com>
> Sent: Friday, January 6, 2023 5:32 PM
> To: dts at dpdk.org
> Cc: Jiale, SongX <songx.jiale at intel.com>
> Subject: [dts] [PATCH V2 2/7] test_plans/vf_pmd_bonded: add test plan for vf
> bonding
> 
> add test plan for vf bonding.
> 
> Signed-off-by: Song Jiale <songx.jiale at intel.com>
> ---
>  test_plans/vf_pmd_bonded_test_plan.rst | 523 +++++++++++++++++++++++++
>  1 file changed, 523 insertions(+)
>  create mode 100644 test_plans/vf_pmd_bonded_test_plan.rst
> 
> diff --git a/test_plans/vf_pmd_bonded_test_plan.rst
> b/test_plans/vf_pmd_bonded_test_plan.rst
...
> +
> +=============
> +Bonding Tests
> +=============

The name is duplicated with pmd_bonded_test_plan.rst  and the content is highly duplicated too.

> +
> +Provide the ability to support Link Bonding for 1GbE and 10GbE ports similar

A question, Does it support 25Gbe, 40GbE, 100GbE, etc ?

...

> +
> +* NIC and IXIA ports requirements.

Can we use Trex instead of IXIA ?

> +
> +  - Tester: have 4 10Gb (82599) ports and 4 1Gb ports.
> +  - DUT: have 4 10Gb (82599) ports and 4 1Gb ports. All functional tests should
> be done on both 10G and 1G port.
> +  - IXIA: have 4 10G ports and 4 1G ports. IXIA is used for performance test.
> +
> +* BIOS settings on DUT:
> +
> +  - Enhanced Intel Speedstep----DISABLED
> +  - Processor C3--------------------DISABLED
> +  - Processor C6--------------------DISABLED
> +  - Hyper-Threading----------------ENABLED
> +  - Intel VT-d-------------------------DISABLED
> +  - MLC Streamer-------------------ENABLED
> +  - MLC Spatial Prefetcher--------ENABLED
> +  - DCU Data Prefetcher-----------ENABLED
> +  - DCU Instruction Prefetcher----ENABLED
> +  - Direct Cache Access(DCA)--------------------- ENABLED
> +  - CPU Power and Performance Policy-----------Performance
> +  - Memory Power Optimization---------------------Performance Optimized
> +  - Memory RAS and Performance Configuration-->NUMA
> + Optimized----ENABLED

The BIOS requirement is not reasonable, 
I don't think Speedstep, Hyper-Threading impact the results.


More information about the dts mailing list